



Architecture and Design Methodology for Autonomic Systems-on-Chip (ASoC)


Johannes Zeppenfeld¹, Andreas Bernauer², Abdelmajid Bouajila¹,
Andreas Herkersdorf¹, Wolfgang Rosenstiel^{2,3}, Walter Stechele¹,
Oliver Bringmann³

 ¹Technische Universität München

 ²Universität Tübingen


 ³Forschungszentrum Informatik

Project Reminder






Phase 2 Work Packages



Classifier Systems for ASoC



[Wilson95, Zeppenfeld08, Bernauer08a]



HW and SW at Design and Run Time

	Hardware	Software
Design Time	<ul style="list-style-type: none">• No hardware available• Simulation based only• Previous generations of an autonomic system can be used to collect data for further design cycles	<ul style="list-style-type: none">• Full XCS implementation for best possible learning• Design tools such as ASoCsim running offline• Generation of rules to be used at run time• Determination of parameters to be used in system
Run Time	<ul style="list-style-type: none">• Learning classifier table as hw-optimized reinforcement learning algorithm optimized for hardware• Learning through dynamic adjustment of fitness value as indication of rule effectiveness• Organic self-x properties can be	<ul style="list-style-type: none">• Autonomic configuration software running on system• Long term goal specification through parameterization of target function• Responsible for rule replacement in



Design Example: Core Allocation

Given c cores, partially occupied,
select n free cores

Example: $c=9$, $n=2$

1. Random number of cores are occupied:

Input (condition): 111000000

2. Evaluator chooses allocation by index:

Output (action): 00000011

3. Evaluator receives reward
for a valid allocation

(no allocated cores were occupied)


Adjust difficulty by putting constraints
on free cores

0	1	2
3	4	5
6	7	8


Training During Design Time



3-out-of-10 core-allocation problem




5-out-of-10 core-allocation problem





Runtime Example: MP-SoC



- Applications, Objectives, Rewards

- Self-organized workload balancing among multiple CPUs

- Objective function to minimize:

$$\delta_{\text{Load}} = |f_{\text{cpu } n} \cdot \text{util}_{\text{cpu } n} - f_{\text{cpu avg}} \cdot \text{util}_{\text{cpu avg}}|$$

$$\delta_{\text{Util}} = 1.0 - \text{util}_{\text{cpu } n}$$


$$\delta_{\text{Freq}} = f_{\text{cpu } n}$$

$$O_{\text{CPU}} = w_1 \cdot \delta_{\text{Load}} + w_2 \cdot \delta_{\text{Util}} + w_3 \cdot \delta_{\text{Freq}}$$


$$O_{\text{Sys}} = w_a \cdot O_{\text{CPU1}} + w_b \cdot O_{\text{CPU2}} + \dots$$

$$O_T = O_{\text{Sys}} \text{ at time } T$$



- Reward function:




Autonomic Task Migration



Autonomic Frequency Adjustment




Resulting Packet Latency





Phase 3 Work Packages






Availability of ASoC


How to efficiently train XCS for systems with many cores

- Reduce simulation time due to temperature estimation
- Reduce simulation time due to rule table generation

What is the effect of many distributed evaluators (LCTs)



Reduce simulation time



Hierarchical
AE interconnect



Dependability Assessment

Decision system should be able to handle failures in all components (in AE as well as FE)

Dependability of resulting design should be assessable

Train decision system using TLM fault injection

- Continue injecting errors on the functional layer
- Add error injection to the autonomic layer

High-level simulation model of failures at all locations

- Model failures of independent components
- Model failures of dependent components
- Classify errors (no error, wrong output, deadlock, ...)

Assess resulting ASoC dependability




Robustness of the Autonomic Layer

Monitors to monitor the autonomic layer

Es will supervise both FE and neighboring AEs

software monitoring task verifies AE functionality



Costs of Emergence



Theoretical analysis of XCS

- Minimum number of classifiers?
- Necessary duration of learning at design time?
- Upper bounds on duration of self-optimization at run time?
- Necessary rule-update frequency at run time?

Evaluate two further rule-based decision systems

- ARON (in cooperation with Prof. Brockmann)
- X-TCS (semi-Markov to solve timing problem)

Preliminary results

- Predict number of necessary classifiers and learning time
- Level of knowledge of the goal has significant impact on complexity




Satisfying Hard Constraints

Violating soft constraints leads to performance degradation.

Violating hard constraints could lead to system failure.

- Direct Constraint
- Indirect Hard Constraint
- - - Indirect Soft Constraint
- Violation / Failure
- Marginal Operation
- Normal Operation
- Not Reachable







SoC Prototype

Real-world applications running on Leon3-based prototype:

- Networking (Varying packet rate, type and size)
- Video Processing (Video frames > 300 kB @ 25 frames/sec)

Verify that the ASoC FPGA prototype performs self-optimization, self-correction and learning.



operations



Team of Prof. Reif

- Verification of self-x properties based on logic model
- Tools for reliability estimations

Teams of Prof. Müller- schloer / Prof. Schmeck

- LCS concept and implementation

Team of Prof. Maehle / Prof. Brockmann

- Cooperation on HW/SW

- Team of Prof. Ernst
 - Interested in reliability estimation
- DodOrg Karlsruhe
 - Organic Middleware

Phase 2 Publications



[Bernauer08a] A Bernauer, D Fritz, W Rosenstiel, *Evaluation of the Learning Classifier System XCS for SoC run-time control*, Lecture Notes in Informatics, Vol. 134, p.761-768, Springer, Gesellschaft für Informatik

[Bernauer08b] A Bernauer, D Fritz, B Sander, O Bringmann, W Rosenstiel, *Current state of ASoC design methodology*, http://drops.dagstuhl.de/opus/frontdoor.php?source_opus=1564, ISSN 1862-4405

[Bernauer09] A. Bernauer, W. Rosenstiel, O. Bringmann, *Generic Self-Adaptation to Reduce Design Effort for System-on-Chip*, SASO 2009

[Herkersdorf08] A Herkersdorf, J Zeppenfeld, A Bouajila, W Stechele, *Hardware-Supported Learning Classifier Tables in Autonomic Systems on Chip*, Dagstuhl Seminar 08141, March 30 - April 4, 2008

[Lankes07] A Lankes, T Wild, J Zeppenfeld, *Power estimation of Variant SoCs with TAPES*. In: Euromicro- DSD 2007

[Viehl09] A. Viehl, B. Sander, O. Bringmann, W. Rosenstiel, *Analysis of Non-functional Properties of MPSoC designs*, Languages for Embedded Systems and their Applications, Lecture Notes in Electrical Engineering, Vol 36

[Zeppenfeld08] J Zeppenfeld, A Bouajila, W Stechele, A Herkersdorf, *Learning Classifier Tables for Autonomic systems on Chip*, Lecture Notes in Informatics, Vol. 134, p.769-776, Springer, Gesellschaft für Informatik

[Zeppenfeld10sub] J. Zeppenfeld, A. Bouajila, W. Stechele, A. Herkersdorf, *Autonomic Workload Balancing for Multicore Processor Systems*, submitted to ARCS 2010



Publications and References

[Bernauer08a] A Bernauer, D Fritz, W Rosenstiel, *Evaluation of the Learning Classifier System XCS for SoC run-time control*, Lecture Notes in Computer Science, Vol. 134, p.761-768, Springer, Gesellschaft für Informatik

[Bernauer08b] A Bernauer, D Fritz, B Sander, Bringmann, W Rosenstiel, *Current state of ASoC design methodology*, www.dagstuhl.de/opus/opus.php?source_opus=1564, ISSN 1862-4405

[Bernauer09] A. Bernauer, W. Rosenstiel, O. Bringmann, *Generic Self-Adaptation to Reduce Design Effort for System-on-Chip*, SASO 2009

[Bernauer08] A Herkersdorf, J Zeppenfeld, Bouajila, W Stechele, *Hardware-Supported Learning Classifier Tables for Autonomous Systems on Chip*, Dagstuhl Seminar 08141, March 30 - April 4, 2008

[Bernauer07] A Lankes, T Wild, J Zeppenfeld, *Power estimation of Variant Systems with TAPES*. In: Euromicro- DSD 2007.

[Bernauer06] A. Viehl, B. Sander, O. Bringmann, W. Rosenstiel, *Analysis of Functional Properties of MPSoC Designs*, Languages for Embedded Systems and their Applications, Lecture Notes in Electrical Engineering,

[Bernauer08] J Zeppenfeld, A Bouajila, W Stechele, A Herkersdorf, *Learning Classifier Tables for Autonomous Systems on Chip*, Lecture Notes in Computer Science, Vol. 134, p.769-776, Springer, Gesellschaft für Informatik


[Bernauer10sub] J. Zeppenfeld, A. Bouajila, W. Stechele, A. Herkersdorf, "Autonomic Workload Balancing for Multicore Processor Architectures", submitted to ARCS 2010

- [Gold03] A Gold, A Kos, *Temperature Influence on Power Consumption and Time Delay*, Dep. Electronics, Cracow, Poland, 2003.
- [Huang04] W Huang, MR Stan, K Skadron, K Sankaranarayanan, S Ghosh, S Velusamy, *Compact Thermal Modeling for Temperature-Aware Design*, DAC 04.
- [Wilson95] S. Wilson, *Classifier fitness based on accuracy*, Evolutionary Computation, 3, 1995, pp. 149-175
- [Zhu06] D Zhu, *Reliability-Aware Dynamic Energy Management in Dependable Embedded Real-Time Systems*, RTAS'06, IEEE Computer Society, 2006, p. 397-407

ckup




Resulting Packet Latency






3-out-of-10 core-allocation problem



5-out-of-10 core-allocation problem





Interconnect

Provides an interconnect between the AEs in order to permit IPs status exchange and therefore global optimization

AE interconnect:

- AE interconnect is independent from FE interconnect
- Serial ring architecture
 - Simple in comparison to other buses (AMBA, PLB..)
 - Suffices requirements (bandwidth, latency)
 - Optimized version of serial ring (add control bits in order to simplify logic and save registers)

Implementation results

	2 bit ctrl + 1 bit data	2 bit ctrl + 4 bit data
Resources	246 slices	300 slices
Number of AEs	16 (16 AEs)	16 (16 AEs)



	Hardware	Software
me	<ul style="list-style-type: none"> <input type="checkbox"/> No hardware available <input type="checkbox"/> Simulation based only <input type="checkbox"/> Previous generations of an autonomic system can be used to collect data for further design cycles 	<ul style="list-style-type: none"> <input type="checkbox"/> Design tools such as ASoCsim running offline <input type="checkbox"/> Full XCS implementation for best possible learning capabilities <input type="checkbox"/> Generation of rules to be used at run time <input type="checkbox"/> Determination of parameters to be used in system (number of cores, protection scheme, size of classifier population, etc.)
ne	<ul style="list-style-type: none"> <input type="checkbox"/> Learning classifier table as reinforcement learning algorithm optimized for hardware <input type="checkbox"/> Learning through dynamic adjustment of fitness value as indication of rule effectiveness <input type="checkbox"/> Low level monitoring of system parameters and immediate intervention to prevent critical faults or error propagation <input type="checkbox"/> Organic self-x properties can be validated with an operational ASoC FPGA prototype 	<ul style="list-style-type: none"> <input type="checkbox"/> Autonomic configuration software running on the system <input type="checkbox"/> Long term goal specification through parameterization of target function (global RPP metric) <input type="checkbox"/> Responsible for rule replacement in LCT hardware <input type="checkbox"/> Preparation of assorted monitor signals for a potential autonomic middleware (not in the scope of ASoC)




[Zeppenfeld08]

Self-Organizing MPSoC

Learning Classifier Table

Condition	Action	Fitness
0 0 1	: 1000	99
X X 0	: 1001	52
0 1 X	: 1010	3
X 1 1	: 0010	15
1 0 X	: 1100	38



If (CPU util high AND f is high) then
Migrate task
Else if (CPU util high AND f is low) then
Increase f
Else if (CPU util low AND f is high) then
Decrease f
End

Learning Classifier Table:

- HW implementation of XCS-based reinforcement machine learning technique [Wilson95]
- Multi-conditional rules with actions and reward oriented fitness evaluation

Summary

